TSC-7.1

"PVCNSSK" GOVT. POLYTECHNIC BILASPUR at KALOL PLANNED THEORY SYLLABUS COVERAGE

GPB	Department: Electrical Engg.	ical Engg. Subject: Digital Electronics	Electronics		
	Sem. & Branch: 40	: 4 th & EE Duration : 3 _{Vears}			
SYLLABUS		~ ". ". ". ") tal 3			
COVERAGE	Total Periods: Theory:56	:56 Practical:28			
Sr Period Nos No	Topic	Details	Instruction Reference	Additional Study	
1 5(1-5)	Introduction	Analog Signal, Digital Signal, Difference between Analog & Digital Signal, Applications & Advantages of Digital Signal.		Recommended	No Hall No
2 7(6-12)	Number System	- Binary, Octal, & Hexadecimal number systems, Conversion from Decimal, Octal & Hexadecimal Systems to Binary System & Vice Versa Binary Addition, Subtraction, Multiplication, Division, 1's and 2's compliment methods of subtraction, Concept of code: 8421, BCD, Excess 3 and Gray Code, Concept of Parity.			
3 9(13-21)	Logic Gates & Families	- Logic symbol, logical expression and truth table of AND, OR, NOT, NAND, NOR, EX- OR gates, -Universal property of NAND and NOR gate Logic Simplification Circuits-Basic laws of Boolean algebra, Duality theorem, De Morgan's Theorems Boolean expressions using Sum of Products (SOP) and Product of Sums (POS) forms K-map representation of logical functions Minimization of logical expressions using K-map (2, 3, 4 variables) Logic Gates & Families (SSI, MSI, LSI, VLSI, ULSI)	,		

	/						
	•	∞		7	6	Ŋ	No Sr.
	5(52-56)	3(49-51)		12(37-48)	8(29-36)	7(22-28)	Period Nos
	D/A & A/D Converters	Memories 03 hrs		Flip Flops, Counters, Shift-Registers	Decoder, Encoder, Multiplexer & De- Multiplexer	Arithmetic Circuits	Topic
White the state of the converter	Classification of Memories RAM, ROM, PROM, EPROM, E2PROM, Cache Memory, Static and Dynamic RAM - Digital to Analog Converters (Weighted register, R-2R Ladder D/A Converter) - Analog to Digital Converter (Dual Slope method, Successive Approximation A/D Converter) - Applications of A/D & DAM	Shift Registers: Concept of Shift registers, Types of Shift registers (SISO, SIPO, PISO, PIPO and Universal Shift Registers) - Applications of Flip-Flops, Counters & Shift Registers	-Flip Flops: S-R Flip flop, D- Flip Flop, J-K Flip Flop, Master Slave Flip-Flop, T- Flip Flop -Counters: Asynchronous Counters/Ripple Counter (2 bit, 3-bit, Decade) : Synchronous Counters (2-bit, 3-bit, decade	and 1:8) One-bit memory cell, clock signal, Latch-SR Latch, Difference between Latch & Fig. 2122	- Basic binary decoder, Encoder-Decimal to BCD Encoder - Block diagram, Truth table, Logical expression and logic diagram of Multiplexers (4:1 and 8:1).	- Half Adder/Full Adder Circuit, their design and implementation, Half Subtracter /Full Subtracter Circuit, their design and implementation.	Details
						менетенсе	Instruction
/						Study Recommended	Additional
							Remarks

	DATE 13/07/25	APPROVED	
X		SIGN HOD/OIC	